A very compact analytical model of variable threshold voltage CMOS (VTCMOS) is proposed to study the active on-current, linking it with the stand-by of-current characteristics. Comparisons of modeled results to numerical simulations and experimental data are made with an excellent agreement. It is clearly demonstrated using the model that speed degradation due to low supply voltage can be compensated by the VTCMOS scheme with even smaller power. Influence of the short channel effect (SCE) on the performance of VTCMOS is investigated in terms of a new parameter, dS/dy, both qualitatively and quantitatively. It is found that the SCE degrades the VTCMOS performance. Issues on the optimum conditions of VTCMOS are discussed.
INTRODUCTION
Very recently, a new functional CMOS device called Variable Threshold Voltage MOSFET (VTCMOS) has promised to be amongst the next generation of ultra-low power devices operating at low supply voltage [I-31. The operating principle of VTCMOS is that its threshold voltage (Vch) is controlled by the applied substrate bias (-IVbs(), leading to lower stand-by off current or higher active on-current. The V,h shift is given by: AVrh = y lvbsl where y is the body effect factor [4] . The optimal function of the device is to significantly reduce the stand-by off-current keeping high active on-current, or to enhance the active on-current keeping low stand-by current, both of which are indispensable for obtaining high-speed low-power performance. However, it is very difficult to design a VTCMOS satisfying these most requirements, in particular in case of short channel devices whose threshold voltage and effective channel length are hardly predictable. As CMOS technology advances leading to more and more delicate VTCMOS structure, it becomes tedious and complicated to analytically predict VTCMOS' characteristics.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To In this study, we introduce an analytical formula to predict the active and stand-by of-currents characteristics of VTCMOS. The formula is very compact and valid in a wide range of channel lengths. In order to explore the relation between the active oncurrent (Zon(a)) and active off-current (Zofl(a) ) at a desired stand-by ofl-current (Iofl(s)), we adapt the a-power law model [6] that is widely used by circuit designers. Since these two models are very compact and easy to use, they will be well integrated and practical for low-power circuit designers. The VTCMOS model is compared by numerical simulations and successfully verified by experimental data collected from devices with channel lengths between 4~m and O.1~m. For the first time, the VTCMOS gate delay time and active power are systematically studied and the influence of the short channel effect (SCE) is discussed. and simplicity, off-currents in the stand-by and active modes are set the same. Device A has higher on-current (&,(a)) due to its smaller S but requires larger V,, than device B to attain the same stand-by off current (Zo&)) due to the smaller y. This is quantitatively understood using (2) and (3) in the text. 
VTCMOS MODEL AND EVALUATION
Fig 1 shows schematic Ids-vg characteristics of different VTCMOSs. The performance of a VTCMOS is mainly determined by y and subthreshold slope (S) defined by (dioglddJdVg)-' at a given IVbsl. When y is larger, AVrh becomes larger, and the off-current can be more suppressed or the oncurrent can be more enhanced. On the other hand, when S is degraded, Vlh should be larger to suppress the off-current and oncurrent is reduced.
In this study, y is defined as 1 AVlh/Vbs I . To avoid confusion, the substrate sensitivity is denoted as I-(namely, dVlh/dVbs at vbs = OV), which can be given by the ratio of the gate oxide and depletion layer capacitances (F=CD/COx). y is smaller than r. For a long channel MOSFET at room temperature, S can be expressed in terms of r and y:
where So (=dS/dy) is larger than 60. This equation indicates that a device with a larger y has a larger S. However, when the SCE takes place, y becomes smaller but S increases, consequently resulting in the failure of the above S -y relation and dS/& decreases. New empirical relation between them is proposed in this paper and will be detailed in the relevant section.
The main purpose of the VTCMOS model is to find the relations among Io&), Iofl(a) and Io&) as a function of y, S and V,,, and subsequently to propose the best performance conditions of a VTCMOS. In this paper, the stand-by off-current is fixed and the active on-current is evaluated to attain the high speed characteristics.
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Off-current model
In the subthreshold regime, the off-current is characterized by the diffusion transport. Using the definition' of S-factor (= (Alog1&JAVg)-' j and off-currents, the threshold voltages defined as gate voltages when current reaches lo-* W/L can be expressed:
where Sz is an empirical parameter that depends on the definition of v t h and is in general around 7. vth and s1 are the corresponding parameters in the stand-by mode. Note that CL = V, , + dVb,(.. By rearranging the equations, the-ratio of the off-currents in the active and stand-by modes is given by:
where 17 >1, but 11 = 1 unless S is significantly improved under an applied substrate bias. The ratio, r, is a key factor to understand VTCMOS and is very practical to use since structural parameters such as channel length, width and oxide thickness are not included in the ratio equation. 
On-current model
The a-power law model proposed by Sakurai et al is the most widely used drain current model due to its compact mathematical form and high degree of accuracy [6] . In this paper, incorporating the a-power model the active on current of VTCMOS is given by: 
VTCMOS CHARACTERISTICS
Concerning the speed performance of VTCMOS circuits, the gate delay time is the most crucial factor. In CMOS digital circuits, the gate delay time (tpd) is given by: Note that as Vbs increases Pr decreases even when tpd is constant, indicating that VTCMOS always consumes smaller power than a normal CMOS (Vbs = 0) at the same speed. This figure clearly demonstrates that the high speed operation with both extremely low active and stand-by powers, which cannot be attained in a normal MOSFET with Vbs=O, is hlfilled in the VTCMOS scheme. = 0 (a normal MOSFET), as y increases V, increases due to increased S and thus Ion(a) decreases. However, when V, is sufliciently large (for example, lvbsl = 1.2V), as y increases V, decreases, which is predicted from (6), and lon(a) increases. Therefore, there are two completing factors that degrade and enhance Zon(a). When the two factors are balanced at a certain lvb51, Ion(u) looks rarely-dependent on y, as shown in Fig 5. We denote the characteristic value of lVbsl as (Vol. lVol is very important because its value would give a rough idea for the optimum conditions of the VTCMOS performance. Importantly, when IVbs\>lVo\, as y increases Ion(u) increases, whilst when 1 Vbsl<lVol as y increases Zon(a) decreases. Therefore, the optimum value of y depends on whether the applied substrate bias is larger than lVol or not. At a smaller y value, Zon(a) smoothly increases 
r51.
The physical origin of IVo( can be understood by finding a contour line of Zon(a) with respect to y, thus by differentiating (4) with respect to y :
Rearranging (8), lVol is given as 1 Vbsl when dl,,(a)ldy = 0 at each y value:
As seen in (9) This is because V,, in the stand-by mode decreases. Consequently, Zon(a) enhancement term (second term in (6)) will be dominant. This means that larger &(a) enhancement can be obtained in a smaller JVb,l. However, dS/& increases, Vo increases, as shown in Fig 6. We have found that the value of dS/dy is related to the SCE. We have also found that only in terms of the SCE, IV,J should be increased. Detailed implication for dS/dywill be further discussed below.
Substrate doping (cm") I Vbsl = 1V. tOx = 40A.
Influence of Short Channel Effect
Once the SCE starts to appear, y and S are quickly degraded, resultantly leading to a smaller reduction of the stand-by off current at a given vbs and to a significantly reduced enhancement of the active on current at a targeted stand-by of f current, as understood from (3), (4) and (6). To simply quanti% the SCE on the performance of VTCMOS seems difficult and inefficient. Nevertheless, it would be instructive to anticipate how much the VTCMOS performance would be degraded by the SCE even in a qualitative level, providing some useful guidelines in designing a VTCMOS of high performance. Since y and S are main parameters of a VTCMOS, it would be the most important to investigate the SCE on them.
Fig 7 illustrates the numerically calculated values of dSldy1
No (namely, I (dS / dN,)/(dy/ dN,)l ) in an uniformly-doped n-type VTCMOS at lVbsl = 1V. The SCE is taken into account in the calculations [9] . For all channel lengths, as No increases their dS/dy values seem to converge on one common value of 7OmV/decade, which is considered as an ideal value of dS/dy (=So) for a long channel unifoundy-doped VTCMOS at 1 vb,l = 1V.
The solid arrows point to the regime of the severe short channel effect. As the channel length and substrate doping concentration decrease, y decreases but S increases. Consequently, dS/& decreases. This plot suggests that VTCMOS design should follow the direction where dSldylStrucrurul parameters can be maximized. We have also found from the numerical simulations that y and S can be expressed by the following empirical equation:
S=dS/dy(y-O.8)+ 115 (in theunitofmV/decade). clearly demonstrated. Important message of this plot is that at a larger dS/dy relative enhancement of lon(a) at a fixed stand-by off current (1 O-I3 Aipm) becomes larger as vb, increases. This result confirms that the SCE should be suppressed to maximize Ion(a) and thus V, should be increased in terms of the SCE in VTCMOS.
OPTIMUM DEVICE PARAMETERS
To achieve the best conditions (smaller Io&) and larger Zon(a) or shorter tpd) of the performance of a VTCMOS, the followings are suggested: (i) As seen in Fig 4, 
CONCLUSION
A very compact analytical VTCMOS model has been developed to facilitate deep-submicron VTCMOS designs for ultra low power applications. Regardless its simplicity, the model is able to explain and predict the various features of a VTCMOS both in qualitative and quantitative manners. For the first time, the short channel effect on the performance of VTCMOS has been both qualitatively and qualitatively investigated. New parameter, LIS/&, is introduced to quantify the SCE. The optimum conditions of a VTCMOS have been discussed with a clear physical background. The compact and predicative VTCMOS model presented here provides low-power circuit designers with a convenient and accurate way to start their advanced circuit design and research.
